

WHAT IS CLAIMED IS:

- 1           1.     A method for performing initialization operations in a system  
2     including a bus, bus interface, at least one bus device communicating on the bus,  
3     wherein the bus interface includes memory capable of being accessed over the bus by  
4     the at least one bus device, comprising:  
5         detecting all bus devices capable of communicating on the bus;  
6         configuring each detected bus device and bus interface with base addresses  
7     that enable transmission of Input/Output (I/O) requests over the bus to the memory in  
8     the bus interface and memory in any bus device including memory accessible over  
9     the bus;  
10        testing the base addresses of the memory in each bus device including  
11    memory accessible over the bus by issuing I/O requests to the base addresses of the  
12    memory in each bus device; and  
13        testing the memory in the bus interface by issuing I/O requests to the base  
14    addresses of the memory in the bus interface over the bus.
- 1           2.     The method of claim 1, wherein the bus interface includes an initiator  
2     and target, wherein the memory in the bus interface is accessible through the target,  
3     and wherein testing the memory in the bus interface further comprises:  
4         transmitting the I/O requests to the initiator, wherein the initiator transmits the  
5     I/O requests to the bus, and wherein the target accesses the I/O requests placed on the  
6     bus by the initiator and performs the requested I/O requests, whereby the I/O requests  
7     testing the memory on the bus interface further test circuitry connecting the target and  
8     the bus.
- 1           3.     The method of claim 2, wherein the I/O requests to the memory of the  
2     bus interface comprise internal wrap signals between the initiator and target on the  
3     bus interface.
- 1           4.     The method of claim 1, wherein the bus interface, bus, and bus devices  
2     implement the Peripheral Component Interconnect (PCI) architecture.

1           5.       The method of claim 1, wherein the steps of detecting and configuring  
2 the bus devices, testing the base addresses of the memory, and testing the memory in  
3 the bus interface is performed by an initialization device embedded within the bus  
4 interface.

1           6.       The method of claim 1, wherein the bus interface comprises a bridge  
2 between a primary bus and secondary bus, wherein detecting and configuring all the  
3 bus devices comprises detecting and configuring all the bus devices capable of  
4 communicating on the primary bus and the secondary bus.

1           7.       The method of claim 6, wherein the steps of detecting and configuring  
2 the bus devices, testing the base addresses of the memory, and testing the memory in  
3 the bus interface is performed by an initialization device, wherein the initialization  
4 device communicates with the bridge over the primary bus.

1           8.       The method of claim 7, wherein the bridge includes an initiator, a  
2 primary target to receive requests from the primary bus, and a secondary target to  
3 receive requests from the secondary bus, wherein the memory in the bridge is  
4 accessible through the secondary target, and wherein testing the memory in the bus  
5 interface further comprises:  
6           transmitting the I/O requests to the primary target over the primary bus,  
7 wherein the primary target transmits the I/O requests to the initiator, and wherein the  
8 initiator sends the I/O requests to the secondary bus, wherein the secondary target  
9 accesses the I/O requests placed on the secondary bus by the initiator and performs  
10 the requested I/O requests to the base addresses of the memory in the bridge, whereby  
11 the I/O requests testing the memory in the bridge tests circuitry connecting the  
12 secondary target and the secondary bus.

1           9.       The method of claim 8, wherein the I/O requests to the bridge  
2 comprise internal wrap signals between the initiator and the secondary target in the  
3 bridge.

1           10.    The method of claim 1, wherein testing the memory in the bus  
2 interface and each bus device further comprises:  
3           writing data to the base addresses of the memory;  
4           reading the base addresses to which data was written; and  
5           for each base address to which data was written, comparing the data read with  
6 the data written to determine whether the data read and written to each base address is  
7 the same, wherein there is an error if the data read and written data does not match.

1           11.    The method of claim 1, wherein a Direct Memory Access (DMA)  
2 engine performs the step of testing the memory in the bus interface and wherein an  
3 initialization device performs the steps of detecting and configuring the bus devices.

1           12.    A method for performing a verification of a bus interface including an  
2 embedded device and memory, wherein the bus interface enables communication  
3 with a bus, wherein the bus interface memory is capable of being accessed by one bus  
4 device communicating over the bus, and wherein the embedded device uses the bus  
5 interface to communicate on the bus, comprising:  
6           causing the bus device to test the memory in the bus interface by issuing  
7 Input/Output (I/O) requests to the memory in the bus interface over the bus; and  
8           causing the embedded device to test the memory in the bus interface by  
9 issuing Input/Output (I/O) requests to the memory in the bus interface over the bus,  
10 whereby the tests performed by the bus device and embedded device test whether the  
11 bus interface is capable of handling requests from multiple bus devices over the bus.

1           13.    The method of claim 12, wherein the bus interface includes an initiator  
2 and target, wherein the memory in the bus interface is accessible through the target,  
3 and wherein testing the memory in the bus interface with the embedded device further  
4 comprises:  
5           transmitting the I/O requests to the initiator, wherein the initiator transmits the  
6 I/O requests to the bus, and wherein the target accesses the I/O requests placed on the  
7 bus by the initiator and performs the requested I/O requests, whereby the I/O requests

2025-04-04 10:00:00

8 from the initiator testing the memory on the bus interface further test circuitry  
9 connecting the target and bus.

1 14. The method of claim 13, wherein the I/O requests to the memory of  
2 the bus interface from the embedded device comprises internal wrap signals between  
3 the initiator and target on the bus interface.

1 15. The method of claim 12, wherein the bus interface, bus, and bus  
2 devices implement the Peripheral Component Interconnect (PCI) architecture.

1 16. The method of claim 12, wherein the embedded device further  
2 performs initialization operations to assign base addresses to bus devices and the bus  
3 interface that communicate over the bus.

1 17. A system for performing initialization operations, comprising:  
2 (a) a bus;  
3 (b) a bus interface;  
4 (c) at least one bus device communicating on the bus;  
5 (d) memory within the bus interface capable of being accessed over the bus by  
6 the at least one bus device;  
7 (e) an initialization device that uses the bus interface to communicate on the  
8 bus;  
9 (f) logic implemented in the initialization device to initialize communication  
10 on the bus by performing:  
11 (i) detecting all bus devices capable of communicating on the bus;  
12 (ii) configuring each detected bus device and bus interface with base  
13 addresses that enable transmission of Input/Output (I/O) requests over the bus  
14 to the memory in the bus interface and memory in any bus device including  
15 memory accessible over the bus;

16 (iii) testing the base addresses of the memory in each bus device  
17 including memory accessible over the bus by issuing I/O requests to the base  
18 addresses of the memory in each bus device; and  
19 (iv) testing the memory in the bus interface by issuing I/O requests to  
20 the base addresses of the memory in the bus interface over the bus.

1 18. The system of claim 17, further comprising:  
2 an initiator and target in the bus interface, wherein the memory in the bus  
3 interface is accessible through the target, and wherein the logic implemented in the  
4 initialization device further performs:  
5 transmitting the I/O requests to the initiator, wherein the initiator transmits the  
6 I/O requests to the bus, and wherein the target accesses the I/O requests placed on the  
7 bus by the initiator and performs the requested I/O requests, whereby the I/O requests  
8 testing the memory on the bus interface further test circuitry connecting the target and  
9 the bus.

1 19. The system of claim 18, wherein the I/O requests to the memory of the  
2 bus interface comprise internal wrap signals between the initiator and target on the  
3 bus interface.

1 20. The system of claim 17, wherein the bus interface, bus, bus devices,  
2 and initialization device implement the Peripheral Component Interconnect (PCI)  
3 architecture.

1 21. The system of claim 17, wherein the initialization device is embedded  
2 within the bus interface.

1 22. The system of claim 17, further comprising:  
2 a primary bus;  
3 a secondary bus, wherein the bus interface comprises a bridge between the  
4 primary bus and secondary bus, wherein the logic implemented in the initialization

2025-04-25 10:00:00

5 device for detecting and configuring all the bus devices detects and configures all the  
6 bus devices capable of communicating on the primary bus and the secondary bus.

1 23. The system of claim 22, wherein the initialization device  
2 communicates with the bridge over the primary bus.

1 24. The system of claim 23, further comprising:  
2 a primary target in the bridge to receive requests from the primary bus;  
3 a secondary target in the bridge to receive requests from the secondary bus,  
4 wherein the memory in the bridge is accessible through the secondary target;  
5 an initiator in the bridge, and  
6 wherein the logic implemented in the initialization device for testing the  
7 memory in the bus interface further transmits the I/O requests to the primary target  
8 over the primary bus, wherein the primary target transmits the I/O requests to the  
9 initiator, and wherein the initiator sends the I/O requests to the bus, wherein the  
10 secondary target accesses the I/O requests placed on the secondary bus by the  
11 initiator and performs the requested I/O requests to the base addresses of the memory  
12 in the bridge, whereby the I/O requests testing the memory in the bridge tests  
13 circuitry connecting the secondary target and the secondary bus.

1 25. The system of claim 24, wherein the I/O requests to the bridge  
2 comprise internal wrap signals between the initiator and the secondary target in the  
3 bridge.

1 26. The system of claim 17, wherein the logic implemented in the  
2 initialization device for testing the memory in the bus interface and each bus device  
3 further performs:  
4 writing data to the base addresses of the memory;  
5 reading the base addresses to which data was written; and

6 for each base address to which data was written, comparing the data read with  
7 the data written to determine whether the data read and written to each base address is  
8 the same, wherein there is an error if the data read and written data does not match.

1 27. The system of claim 17, further comprising:  
2 a Direct Memory Access (DMA) engine, wherein the initialization device  
3 transmits the DMA engine the writes to test the memory in the bus interface.

1 28. A system for performing a verification of a bus interface, comprising:  
2 a bus interface;  
3 an embedded device within the bus interface;  
4 a memory within the bus interface;  
5 a bus, wherein the bus interface enables communication with the bus;  
6 at least one bus device capable of accessing the bus interface memory over the  
7 bus, wherein the embedded device uses the bus interface to communicate on the bus;  
8 logic implemented in one bus device to test the memory in the bus interface  
9 by issuing Input/Output (I/O) requests to the memory in the bus interface over the  
10 bus; and  
11 logic implemented in the embedded device to test the memory in the bus  
12 interface by issuing Input/Output (I/O) requests to the memory in the bus interface  
13 over the bus, whereby the tests performed by the bus device and embedded device  
14 test whether the bus interface is capable of handling requests from multiple bus  
15 devices over the bus.

1 29. The system of claim 28, further comprising:  
2 an initiator in the bus interface;  
3 a target in the bus interface, wherein the memory in the bus interface is  
4 accessible through the target, and  
5 wherein the logic implemented in the embedded device for testing the  
6 memory in the bus interface further transmits the I/O requests to the initiator, wherein  
7 the initiator transmits the I/O requests to the bus, and wherein the target accesses the

8 I/O requests placed on the bus by the initiator and performs the requested I/O  
9 requests, whereby the I/O requests from the initiator testing the memory on the bus  
10 interface further test circuitry connecting the target and bus.

1 30. The system of claim 28, wherein the I/O requests to the memory of the  
2 bus interface from the embedded device comprises internal wrap signals between the  
3 initiator and target on the bus interface.

1 31. The system of claim 28, wherein the bus interface, bus, and bus  
2 devices implement the Peripheral Component Interconnect (PCI) architecture.

1 32. The system of claim 28, wherein the embedded device further includes  
2 logic to perform initialization operations to assign base addresses to bus devices and  
3 the bus interface that communicate over the bus.

1 33. An article of manufacture including code for performing initialization  
2 operations in a system including a bus, bus interface, at least one bus device  
3 communicating on the bus, wherein the bus interface includes memory capable of  
4 being accessed over the bus by the at least one bus device, wherein the code causes  
5 operations comprising:  
6 detecting all bus devices capable of communicating on the bus;  
7 configuring each detected bus device and bus interface with base addresses  
8 that enable transmission of Input/Output (I/O) requests over the bus to the memory in  
9 the bus interface and memory in any bus device including memory accessible over  
10 the bus;  
11 testing the base addresses of the memory in each bus device including  
12 memory accessible over the bus by issuing I/O requests to the base addresses of the  
13 memory in each bus device; and  
14 testing the memory in the bus interface by issuing I/O requests to the base  
15 addresses of the memory in the bus interface over the bus.



1           34.    The article of manufacture of claim 33, wherein the bus interface  
2 includes an initiator and target, wherein the memory in the bus interface is accessible  
3 through the target, and wherein testing the memory in the bus interface further  
4 comprises:  
5           transmitting the I/O requests to the initiator, wherein the initiator transmits the  
6 I/O requests to the bus, and wherein the target accesses the I/O requests placed on the  
7 bus by the initiator and performs the requested I/O requests, whereby the I/O requests  
8 testing the memory on the bus interface further test circuitry connecting the target and  
9 the bus.

1           35.    The article of manufacture of claim 34, wherein the I/O requests to the  
2 memory of the bus interface comprise internal wrap signals between the initiator and  
3 target on the bus interface.

1           36.    The article of manufacture of claim 33, wherein the bus interface  
2 comprises a bridge between a primary bus and secondary bus, wherein detecting and  
3 configuring all the bus devices comprises detecting and configuring all the bus  
4 devices capable of communicating on the primary bus and the secondary bus.

1           37.    The article of manufacture of claim 36, wherein the bridge includes an  
2 initiator, a primary target to receive requests from the primary bus, and a secondary  
3 target to receive requests from the secondary bus, wherein the memory in the bridge  
4 is accessible through the secondary target, and wherein testing the memory in the bus  
5 interface further comprises:  
6           transmitting the I/O requests to the primary target over the primary bus,  
7 wherein the primary target transmits the I/O requests to the initiator, and wherein the  
8 initiator sends the I/O requests to the bus, wherein the secondary target accesses the  
9 I/O requests placed on the secondary bus by the initiator and performs the requested  
10 I/O requests to the base addresses of the memory in the bridge, whereby the I/O  
11 requests testing the memory in the bridge tests circuitry connecting the secondary  
12 target and the secondary bus.

1           38.    The article of manufacture of claim 37, wherein the I/O requests to the  
2 bridge comprise internal wrap signals between the initiator and the secondary target  
3 in the bridge.

1           39.    The article of manufacture of claim 33, wherein testing the memory in  
2 the bus interface and each bus device further comprises:  
3           writing data to the base addresses of the memory;  
4           reading the base addresses to which data was written; and  
5           for each base address to which data was written, comparing the data read with  
6 the data written to determine whether the data read and written to each base address is  
7 the same, wherein there is an error if the data read and written data does not match.

1           40.    An article of manufacture of code for performing a verification of a  
2 bus interface including an embedded device and memory, wherein the bus interface  
3 enables communication with a bus, wherein the bus interface memory is capable of  
4 being accessed by one bus device communicating over the bus, and wherein the  
5 embedded device uses the bus interface to communicate on the bus, wherein the code  
6 causes operations comprising:  
7           causing the bus device to test the memory in the bus interface by issuing  
8 Input/Output (I/O) requests to the memory in the bus interface over the bus; and  
9           causing the embedded device to test the memory in the bus interface by  
10 issuing Input/Output (I/O) requests to the memory in the bus interface over the bus,  
11 whereby the tests performed by the bus device and embedded device test whether the  
12 bus interface is capable of handling requests from multiple bus devices over the bus.

1           41.    The article of manufacture of claim 40, wherein the bus interface  
2 includes an initiator and target, wherein the memory in the bus interface is accessible  
3 through the target, and wherein testing the memory in the bus interface with the  
4 embedded device further comprises:  
5           transmitting the I/O requests to the initiator, wherein the initiator transmits the  
6 I/O requests to the bus, and wherein the target accesses the I/O requests placed on the

7 bus by the initiator and performs the requested I/O requests, whereby the I/O requests  
8 from the initiator testing the memory on the bus interface further test circuitry  
9 connecting the target and bus.

1 42. The article of manufacture of claim 41, wherein the I/O requests to the  
2 memory of the bus interface from the embedded device comprises internal wrap  
3 signals between the initiator and target on the bus interface.

1 43. A system for performing initialization operations in a system including  
2 a bus, bus interface, at least one bus device communicating on the bus, wherein the  
3 bus interface includes memory capable of being accessed over the bus by the at least  
4 one bus device, comprising:  
5 means for detecting all bus devices capable of communicating on the bus;  
6 means for configuring each detected bus device and bus interface with base  
7 addresses that enable transmission of Input/Output (I/O) requests over the bus to the  
8 memory in the bus interface and memory in any bus device including memory  
9 accessible over the bus;  
10 means for testing the base addresses of the memory in each bus device  
11 including memory accessible over the bus by issuing I/O requests to the base  
12 addresses of the memory in each bus device; and  
13 means for testing the memory in the bus interface by issuing I/O requests to  
14 the base addresses of the memory in the bus interface over the bus.

1 44. The system of claim 43, wherein the bus interface comprises a bridge  
2 between a primary bus and secondary bus, wherein the means for detecting and  
3 configuring all the bus devices detects and configures all the bus devices capable of  
4 communicating on the primary bus and the secondary bus.

1 45. The system of claim 44, wherein the bridge includes a primary target  
2 to receive requests from the primary bus, a secondary target to receive requests from  
3 the secondary bus, wherein the memory in the bridge is accessible through the

4 secondary target, and wherein the means for testing the memory in the bus interface  
5 further performs:  
6 transmitting the I/O requests to the primary target over the primary bus,  
7 wherein the primary target transmits the I/O requests to the initiator, and wherein the  
8 initiator sends the I/O requests to the bus, wherein the secondary target accesses the  
9 I/O requests placed on the secondary bus by the initiator and performs the requested  
10 I/O requests to the base addresses of the memory in the bridge, whereby the I/O  
11 requests testing the memory in the bridge tests circuitry connecting the secondary  
12 target and the secondary bus.

1 46. The system of claim 45, wherein the I/O requests to the bridge  
2 comprise internal wrap signals between the initiator and the secondary target in the  
3 bridge.

1 47. The system of claim 43, wherein the means for testing the memory in  
2 the bus interface and each bus device further performs:  
3 writing data to the base addresses of the memory;  
4 reading the base addresses to which data was written; and  
5 for each base address to which data was written, comparing the data read with  
6 the data written to determine whether the data read and written to each base address is  
7 the same, wherein there is an error if the data read and written data does not match.

1 48. A system for performing a verification of a bus interface, comprising:  
2 a bus interface including an embedded device and memory;  
3 a bus, wherein the bus interface enables communication with the bus;  
4 a bus device communicating over the bus, wherein the bus interface memory  
5 is capable of being accessed by one bus device communicating over the bus, and  
6 wherein the embedded device uses the bus interface to communicate on the bus;  
7 means for causing the bus device to test the memory in the bus interface by  
8 issuing Input/Output (I/O) requests to the memory in the bus interface over the bus;  
9 and

10 means for causing the embedded device to test the memory in the bus  
11 interface by issuing Input/Output (I/O) requests to the memory in the bus interface  
12 over the bus, whereby the tests performed by the bus device and embedded device  
13 test whether the bus interface is capable of handling requests from multiple bus  
14 devices over the bus.

1           49.     The system of claim 48, wherein the bus interface includes an initiator  
2     and target, wherein the memory in the bus interface is accessible through the target,  
3     and wherein the means for testing the memory in the bus interface with the embedded  
4     device further performs:  
5           transmitting the I/O requests to the initiator, wherein the initiator transmits the  
6     I/O requests to the bus, and wherein the target accesses the I/O requests placed on the  
7     bus by the initiator and performs the requested I/O requests, whereby the I/O requests  
8     from the initiator testing the memory on the bus interface further test circuitry  
9     connecting the target and bus.